
1/6

$$\begin{array}{c} \$r1 = 0; \\ loop\ (N,5); \\ \$r2 = mem[\#b][\$r1]; \\ a[ij] = b[ij] * c[i]; \\ \$r3 = mem[\#c][\$r1]; \\ \$r4 = \$r2 * \$r3; \\ mem[\#a][\$r1] = \$r4; \\ \$r1 = \$r1 + 1; \\ \end{array}$$

FIG. 1a

FIG. 1b



loop (N,4);	\$r1=0,	nop,
r2 = mem[#b][r1],	nop,	nop,
r3 = mem[#c][r1],	nop,	nop,
	\$r4 = \$r2 * \$r3,	nop,
mem[#a][\$r1] = \$r4,	r1 = r1 + 1,	nop,

FIG. 3





FIG. 4



4

2

A CONTRACT

FIG. 5

4/6

```
\label{eq:continuous} \text{define\_process A } \{ \\ \$r2 = \text{mem}[\#b][\$r1]; & [\$r2,\#b, + 1,READ] \\ \$r3 = \text{mem}[\#c][\$r1]; & [\$r3,\#c, + 1,READ] \\ \text{nop}; & [\text{empty\_op}] \\ \text{mem}[\#a][\$r1] = \$r4; & [\$r4,\#a, + 1,WRITE] \\ \end{cases}
```

FIG. 6

FIG. 7a




FIG. 7b

5/6

\$r1 = 0; loop (N,5); \$r2 = mem[#b][\$r1]; \$r3 = mem[#c][\$r1]; \$r4 = \$r2 * \$r3; mem[#a][\$r1] = \$r4; \$r1 = \$r1 + 1;

FIG. 8a


// Optional statement for safety flush fifo \$f2,\$f3,\$f4;

// This is a single instruction up to a given number of registers involved // Register \$r1 is actually hidden in the local control define_process A [\$f2,Read,#b] [\$f3.Read.#c] [\$f4,Write,#a]

// This includes process B, process C is not used and the unit left free repeat_process with B is $$^4 = $2 * 3 ;

// Instuction for free units are executed as long as independent from the loop

FIG. 8b



¥.)

FIG. 9